This yosys plugin allows running RTL synthesis from VHDL source code instead of yosys' native Verilog.

This allows a full synthesis flow from VHDL to hardware for FPGAs where the GHDL compiler is used to analyse the VHDL sources and yosys is used to perform logic optimization, technology mapping and convertion to netlist format.